

Using the TPS40075: A 12-V to 1.5-V @ 15-A Synchronous Buck Converter

Contents

1	Introduction	2
2	TPS40075EVM-001 Electrical Performance Specifications	3
3	Schematic	4
4	Test Set Up	6
5	TPS40075EVM Typical Performance Data and Characteristic Curves	9
6	EVM Assembly Drawings and Layout	9
7	List of Materials	13

List of Figures

1	TPS40075EVM-001 Power Stage/Control Schematic Reference Only, See Table 3: Bill of Materials for Specific Values	. 4
2	TPS40075EVM-001 Recommended Test Set-Up	
3	Output Ripple Measurement – Tip and Barrel using TP15 and TP16	
4	TPS40075EVM-001 Efficiency Curves	. 9
5	Line and Load Regulation	. 9
6	TPS40075EVM-001 Component Placement (Viewed from Top)	10
7	TPS40075EVM-001 Silkscreen (Viewed from Top)	10
8	TPS40075EVM-001 Top Copper (Viewed from Top)	11
9	TPS40075EVM-001 Layer 2 (X-Ray View from Top)	
10	TPS40075EVM-001 Layer 3 (X-Ray View from Top)	
11	TPS40075EVM-001 Bottom Copper (X-Ray View from Top)	
	· · · · ·	

List of Tables

1	TPS40075EVM-001 Electrical and Performance Specifications	3
2	Adjusting V_{1V5_OUT} With R14	5
3	TPS40075EVM-001 List of Materials	13

1



1 Introduction

The TPS40075EVM-001 evaluation module (EVM) is a synchronous buck converter providing a fixed 1.5-V output at up to 15 A from a 12-V input bus. The EVM is designed to start up from a single supply, so no additional bias voltage is required for start-up. The module uses the TPS40075 High Frequency Controller with remote sense. The module uses the TPS40075 High Frequency Synchronous BUCK Controller with Remote Sense and Enable.

1.1 Description

TPS40075EVM-001 is designed to use a regulated 12-V bus (between 10 V and 14 V) to produce a high current, regulated 1.5-V output at up to 15 A of load current. The TPS40075EVM-001 is design to demonstrate the TPS40075 in a typical regulated bus to low-voltage application while providing a number of test points to evaluate the performance of the TPS40075 in a given application. The EVM can be modified to support output voltages from 0.9 V to 3.3 V by changing a single resistor. The TPS40075EVM-001 has been built to the sample application used in the TPS40075 Datasheet except the switching frequency has been lowered to 400 kHz to reduce switching losses in the Power FETs, and the R_{KFF} resistor (R10) increased to maintain the UVLO level.

1.2 Applications

- Non-Isolated Medium Current Point of Load and Low Voltage Bus Converters.
- Merchant Power Modules
- Networking Equipment
- Telecommunications Equipment
- DC Power Distributed Systems

1.3 Features

- 10-V to 14-V Input Range
- 1.5-V Fixed Output, Adjustable with Single Resistor
- 15 A_{DC} Steady State Output Current
- 400 kHz Switching Frequency
- Single Main Switch MOSFET and Single Synchronous Rectifier MOSFET Single
- Component Side, Surface Mount Design on a 3" × 3" Evaluation Board
- Four Layer PCB with All Components on Top Sside
- Convenient Test Points for Probing Critical Waveforms and Non-Invasive Loop Response Testing

2 TPS40075EVM-001 Electrical Performance Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT CHARACTERISTI	ICS			1		
Input voltage range			10		14	V
Max input current	V _{IN} = 10 V, I _{OUT} = 15 A			2.75		А
No-load input current	V _{IN} = 14 V, I _{OUT} = 0 A			45		mA
OUTPUT CHARACTERIS	STICS					
Output voltage	R6 = 9.53 kΩ, R5 = 105 kΩ		1.45	1.50	1.55	V
Output voltage reulation	Line regulation (10 V <v<sub>IN<14 V, I_C</v<sub>			1%		
	Load regulation (10 V < I_{OUT} < 15			1%		
Output voltage ripple	V _{IN} = 14 V, I _{OUT} = 15 A			25	50	mVpp
Output load current			0		15	А
Output over current				23		А
SYSTEM CHARACTERIS	STICS					
Switching frequency			360	400	440	kHz
Peak efficiency	V _{OUT} = 1.5 V, 8 A < I _{OUT} <12 A	V _{12V_IN} = 10 V		87%		
		V _{12V_IN} = 12 V		85%		
		V _{12V_IN} = 14 V		83%		
Full load efficiency	V _{OUT} = 1.5 V, I _{OUT} = 15 A,	V _{12V_IN} = 10 V		84%		
		V _{12V_IN} = 12 V		83%		
		V _{12V_IN} = 14 V		81%		

Table 1. TPS40075EVM-001 Electrical and Performance Specifications



Schematic

3 Schematic




Figure 1. TPS40075EVM-001 Power Stage/Control Schematic Reference Only, See Table 3: Bill of Materials for Specific Values

4



(1)

3.1 Adjusting Output Voltage (R5 and R6)

The regulated output voltage can be adjusted within a limited range by changing the ground resistor in the feedback resistor divider (R6 and R5). The output voltage is given by the formula

$$V_{VOUT} = V_{REF} = \left[1 + \frac{R3}{\frac{R5 \times R6}{R5 + R6}}\right]$$

where

V_{VREF} = 0.700 V

• R3 = 10.0 kΩ

Table 2 contains common values for R6 to generate popular output voltages with R5 open R5 can be used to increase the accuracy that can be obtained without using more expensive resistors. TPS40075EVM-001 is stable through these output voltages but the efficiency may suffer as the power stage is optimized for the 1.5-V output.

V _{OUT} (V)	R16 (kΩ)
3.3 ⁽¹⁾	2.67
2.5 ⁽¹⁾	3.83
2.2 ⁽¹⁾	4.64
2.0 ⁽¹⁾	8.36
1.8	6.34
1.5	8.66
1.2	14.0

Table 2. Adjusting V_{1V5 OUT} With R14

⁽¹⁾ Due to higher duty cycles associated with higher output voltages or lower input voltages, output current should be limited to 10A when operating with output voltages greater than 2.0V or input voltages below 6V to reduce conduction losses in the main switching FET (Q1). Under these conditions a lower R_{(DS)on} FET would normally be selected.

3.2 Using Remote Sense (J3)

TPS40075EVM-001 provides the user with remote sense capabilities through the connector J3. When remote sense is used, J3 should be connected at the load to provide more accurate load regulation by compensating for losses over the terminal connections and load wire connections. When remote sense is connected the output voltage measured between TP15 and TP16 may show a positive load regulation characteristic (increasing output voltage with increasing load). This is the result of the controller's compensation of resistive losses between the local sense voltage (TP15 and TP16) and the remote sense connection (J3). TP17 and TP18 are connected to the remote sense lines and thus will show the voltage at the load when remote sense is connected.

Excessive phase shift from inductive components in the load or remote sense connections can cause instability if care is not taken to minimize these parasitic effects in the remote sense line. A twisted pair of insulated cables from the load connection to J3 is preferred to minimize noise injection and inductance in the remote sense line. In a device layout care should be taken to shield the remote sense line from high-noise, high-current or digital signals to limit noise injection into the feedback path and provide the most accurate regulation possible.

3.3 5-V Input Operation (R10 and R15)

Due to higher duty cycles associated with higher output voltages or lower input voltages, output current should be limited to 10 A when operating with output voltages greater than 2.0 V or input voltages below 6 V to reduce conduction losses in the main switching FET (Q1). Under these conditions a lower $R_{DS(on)}$ MOSFET would normally be selected.



Test Set Up

To operate with a 5-V input, two resistors need to be changed. R10 (R_{KFF}) sets the voltage ramp amplitude and needs to be reduced to 53.6 k Ω to lower the UVLO to 3.9 V for 5 V operation. In addition, a 330-k Ω resistor should be added at R15 to prevent an internal race condition during soft-start.

3.4 Enable

To disable the output and force the power MOSFETs into a high-impedance tri-state, connect TP21 to TP19. This drives the base of Q3 and discharges the soft-start capacitor and shuts down the TPS40075 Controller.

4 Test Set Up

4.1 Equipment

4.1.1 Voltage Source

 V_{12V_IN}

The input voltage source (V_{12V_IN}) should be a variable DC source between 0 V and 15 V, and capable of 5 A_{DC}. Connect V_{12V_IN} to J1 as shown in Figure 3.

4.1.2 Meters

- A1: 0 A to 5 A_{DC} , ammeter
- V1: V_{12V IN}, 0 V to 15 V voltmeter
- V2: V_{1V5 OUT} 0 V to 5 V voltmeter

4.1.3 Loads

4.1.3.1 LOAD1

The Output Load (LOAD1) should be an electronic constant current mode load capable of 0–15Adc at 1.5V.

4.1.4 Recommended Wire Gauge

4.1.4.1 $V_{12V IN}$ to J1

The connection between the source voltage, V12V_IN and J1 of HPA187 can carry as much as 3 Adc. The minimum recommended wire size is AWG #16 with the total length of wire less than 4 feet (2 feet input, 2 feet return).

4.1.4.2 J2 to LOAD1 (Power)

The power connection between J2 of HPA187 and LOAD1 can carry as much as 15 A_{DC} . The minimum recommended wire size is 2 × AWG #16, with the total length of wire less than 4 feet (2 feet output, 2 feet return).

4.1.4.3 J3 to LOAD1 (Remote Sense)

If remote sense is used, the remote sense connection between J3 of HPA187 and LOAD1 can carry less than 1 A_{DC} . The minimum recommended wire size is AWG #22, with the total length of wire less and 4 feet (2 feet output, 2 feet return).

4.1.5 Other

4.1.5.1 Fan

This evaluation module includes components that can get hot to the touch, because this EVM is not enclosed to allow probing of circuit nodes, a small fan capable of between 200 LFM and 400 LFM is required to reduce component surface temperatures to prevent user injury. The EVM should not be left unattended while powered or probed while the fan is not running.

4.1.5.2 Oscilloscope

A 60 MHz or faster oscilloscope can be used to determine the ripple voltage on 1V5_OUT. The sscilloscope should be set for 1 M Ω impedance, AC coupling, 1µs/division horizontal resolution, 20 mV/division vertical resolution for taking output ripple measurements. TP15 and TP16 can be used to measure the output ripple voltage by placing the oscilloscope probe tip through TP15 and holding the ground barrel to TP16 as shown in Figure 3. For a hands free approach, the loop in TP16 can be cut and opened to cradle the probe barrel. Using a leaded ground connection may induce additional noise due to the large ground loop area.

4.2 Equipment Setup


Shown in Figure 3 is the basic test set up recommended to evaluate the TPS40075EVM-001. Note that although the return for J1 and J2 are the same, the connections should remain separate as shown in Figure 2.

4.2.1 Procedure


- 1. Working at an ESD workstation, make sure that any wrist straps, bootstraps or mats are connected referencing the user to earth ground before power is applied to the EVM. Electrostatic smock and safety glasses should also be worn.
- Prior to connecting the DC input source, V_{12V_IN}, it is advisable to limit the source current from V_{12V_IN} to 5.0A maximum. Make sure V_{12V_IN} is initially set to 0V and connected as shown in Figure 2.
- 3. Connect the ammeter A1 (0–5A range) between $V_{12V IN}$ and J1as shown in Figure 2.
- 4. Connect voltmeter V1 to TP1 and TP2 as shown in Figure 2.
- 5. Connect LOAD1 to J2 as shown in Figure 1. Set LOAD1 to constant current mode to sink 0Adc before V_{12V_IN} is applied.
- 6. Connect voltmeter, V2 across TP17 and TP18 as shown inFigure 2.
- 7. Connect Oscilloscope probe to TP16 and TP15 as shown in Figure 3.
- 8. Place Fan as shown in Figure 2. and turn on, making sure air is flowing across the EVM.


7

4.2.2 Diagram









4.3 Start Up/Shut Down Procedure

- 1. Increase $V_{12V IN}$ (V1) from 0 V to 10 V_{DC} .
- 2. Vary LOAD1 from 0-10 A_{DC}
- 3. Vary $V_{12V IN}$ (V1) from 10Vdc to 14Vdc
- 4. Short TP21 to TP19 to disable switching and tri-state output.
- 5. Remove TP21 to TP19 short to enable output
- 6. Decrease LOAD1 to 0 A.
- 7. Decrease $V_{12V_{IN}}$ to 0 V.



4.4 Equipment Shutdown

- 1. Shut down oscilloscope
- 2. Shut down LOAD1
- 3. Shut down V_{12V IN}
- 4. Shut down FAN

5 **TPS40075EVM Typical Performance Data and Characteristic Curves**

Figure 4 and Figure 5 present typical performance curves for the TPS40075EVM-001. Since actual performance data can be affected by measurement techniques and environmental variables, these curves are presented for reference and may differ from actual field measurements.




Figure 5. Line and Load Regulation

EVM Assembly Drawings and Layout 6

Figure 6 through Figure 11 show the design of the TPS40075EVM-001 printed circuit board. The EVM has been designed using a 4-layer, 2-oz. copper-clad circuit board $3.0" \times 3.0"$ with all components on the top side to allow the user to easily view, probe and evaluate the TPS40075 control device in a practical application. Moving components to both sides of the PCB or using additional internal layers can offer additional size reduction for space constrained systems.




Figure 6. TPS40075EVM-001 Component Placement (Viewed from Top)




Figure 7. TPS40075EVM-001 Silkscreen (Viewed from Top)






Figure 8. TPS40075EVM-001 Top Copper (Viewed from Top)




Figure 9. TPS40075EVM-001 Layer 2 (X-Ray View from Top)




Figure 10. TPS40075EVM-001 Layer 3 (X-Ray View from Top)






Figure 11. TPS40075EVM-001 Bottom Copper (X-Ray View from Top)

7 List of Materials

Table 3 lists the EVM components as configured according to the schematic shown in Figure 1 and Figure 2.

Count	RefDes	Description	Size	Mfr	Part Number
0	C1, C6	Capacitor, 470-μF, 16 V, 38 mΩ, 25%	8mm	Panasonic	EEUFM1C471L
1	C2	Capacitor, ceramic, 10 nF, 25 V, X7R, 10%	0603	Std	Std
1	C3	Capacitor, 470-μF, 16 V, 38 mΩ, 25%	8mm	Panasonic	EEUFM1C471L
1	C4	Capacitor, ceramic, 150 pF, 25 V, X7R, 10%	0603	Std	Std
1	C5	Capacitor, ceramic, 12 nF, 25 V, X7R, 10%	0603	Std	Std
1	C7	Capacitor, ceramic, 47 nF, 25 V, X7R, 10%	0603	Std	Std
1	C8	Capacitor, ceramic, 1.5-µF, 16 V, X7R, 20%	0805	TDK	C2012X7R1C115M
2	C9, C10	Capacitor, ceramic, 0.1µF, 25 V, X7R, 20%	0603	Std	Std
1	C11	Capacitor, ceramic, 22-pF, 50 V, NPO, 10%	0603	Std	Std
1	C12	Capacitor, ceramic, 10-µF, 16 V, X7R, 20%	1206	TDK	C3216X7R1C106M
2	C13, C16	Capacitor, ceramic, 2.2-µF, 16 V, X7R, 10%	1206	Std	Std
0	C14	Capacitor, ceramic, 2.2-µF, 16 V, X7R, 10%	1206	Std	Std
0	C15	Capacitor, ceramic, 1000 pF, 25 V, X7R, 20%	0805	Std	Std
2	C17, C18	Capacitor, 1000-μF, 10 V, 26 mΩ, 25%	10 mm	Panasonic	EEUFM1A102
1	C19	Capacitor, Ceramic, 100-µF, 6.3 V, X5R, 20%	1206	Std	Std
1	D1	Diode, Schottky, 200-mA, 30-V	SOD323	On-Semi	BAT54HT1
1	J1	Terminal block, 2-pin, 15-A, 5,1mm	0.40 imes 0.35	OST	ED1609

Table 3. TPS40075EVM-001 List of Materials



ount	RefDes	Description	Size	Mfr	Part Number
1	J2	Terminal Block, 4-pin, 15-A, 5,1mm	0.80 x 0.35	OST	ED2227
1	J3	Terminal block, 2-pin, 6-A, 3,5mm	0.27 x 0.25	OST	ED1514
1	L1	Inductor, SMT, 1.3μH, 26 A, 2 mΩ	0.51 x 0.51	Pulse	PG0077.142
1	Q1	MOSFET, N-channel, 2 5V, 81.4 A, 8.9 m Ω	LFPAK	Philips	PH6325L
1	Q2	MOSFET, N-channel, 25 V, 118 A, 4.1 m Ω	LFPAK	Philips	PH2625L
1	Q3	MOSFET, N-channel, 25 V, 118 A, 4.1 m Ω			
1	R1	Resistor, chip, 0 Ω jumper, 1/10-W, 5%	0805	Std	Std
1	R2	Resistor, chip, 806-Ω, 1/16-W, 1%	0603	Std	Std
2	R3,R9, R17	Resistor, chip, 10-kΩ, 1/16-W, 1%	0603	Std	Std
1	R4	Resistor, Chip, 4.42-kΩ, 1/16-W, 1%	0603	Std	Std
1	R5, R18	Resistor, Chip, 105-kΩ, 1/16-W, 1%	0603	Std	Std
1	R6	Resistor, chip, 9.53-kΩ, 1/16-W, 1%	0603	Std	Std
1	R7	Resistor, chip, 49.9-Ω, 1/16-W, 1%	0603	Std	Std
1	R8	Resistor, chip, 118-kΩ, 1/16-W, 1%	0603	Std	Std
1	R10	Resistor, chip, 133-kΩ, 1/16-W, 1%	0603	Std	Std
1	R11	Resistor, chip, 1.13-kΩ, 1/16-W, 1%	0603	Std	Std
0	R12, R15	Resistor, chip, 3.3-Ω, 1/10-W, 1%	0805	Std	Std
2	R13, R14	Resistor, chip, 1-Ω, 1/16-W, 1%	0603	Std	Std
1	R16	Resistor, chip, 1.0-Ω, 1/16-W, 1%	0603	Std	Std
3	TP1, TP15, TP17, TP21	Test point, red, thru hole	0.125 x 0.125	Keystone	5010
8	TP2, TP3, TP4, TP5, TP10, TP14, TP16, TP18, TP20	Test point, black, thru hole	0.125 × 0.125	Keystone	5011
7	TP6, TP7, TP8, TP9, TP11, TP12, TP13	Test point, white, thru hole	0.125 × 0.125	Keystone	5012
1	U1*	IC	QFN-20	Ti	TPS40075RHL
1	—	PCB, 4-Layer FR4, 3.0" × 3.0" × 0.063"	2.4" × 2.1"	Any	HPA187A
4	_	Bumpon, transparent	0.44" × 0.2"	ЗM	SJ5303

Table 3. TPS40075EVM-001 List of Materials (continued)

3. These assemblies must comply with workmanship standards IPC-A-610 Class 2.

4. Install Bumpons on back side(unpopulated side) of PCB. Install one in each corner after cleaning.

5. Ref designators marked with an asterik * cannot be subsituted. All other components can be subsituted with equivalent MFG's components.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated